• Archives

    • Altera FPGA, the CPLD study writes down_FPGA, CPLD, altera

      Tuesday, January 12th, 2010 at 20:27 | No comments
      Categories: EDA/PLD
      Tags: , ,
      Short Content: 1. hardware design basic principle Speed and area balanced and principal of reciprocity: If a design the succession remainder is big, can run the frequency is higher than the design requirements far, can be possible to reduce the entire design consumption through the module multiplying the chip area, this is trades the area with the speed advantage to save; Otherwise, if a design's succession request is very high, the ordinary method cannot achieve the design ...
    • The multi-ways reduce the FPGA design the power loss_FPGA, power consumption

      Tuesday, January 12th, 2010 at 02:35 | No comments
      Categories: EDA/PLD
      Short Content:         Each generation of new FPGA becomes the speed is quicker, the density to be higher and the scale is bigger. How then can do can guarantee the power loss to be different time increases? Many design choices, choose from the obvious component to the slighter state machine value choice and so on, can the system power loss constitution influence. To understand well this article needs to discuss how the design tactics can save the power loss, lets us ...
    • The use realizes the algorithm acceleration based on the FPGA hardware method_FPGA, algorithm acceleration

      Monday, January 11th, 2010 at 22:40 | No comments
      Categories: EDA/PLD
      Short Content:         When the designer attempts from the algorithm to obtain the optimum performance but software method already is at wit's end, may attempt through the hardware/software again division carries on the acceleration. FPGA easy to realize the software module and the hardware module mutual exchange, and does not need to change the processor or to enter the andante level change. This article elaborated how to use FPGA to realize the algorithm hardware acceleration.         If wants to ...
    • Based on FPGA high speed data gathering system connection design_FPGA, data acquisition

      Monday, January 11th, 2010 at 12:56 | No comments
      Categories: EDA/PLD
      Short Content:          Presently, more and more communications system work in the very wide frequency band, has high request certain wireless communications regarding the security and the antijamming is so, is getting quicker and quicker along with the signal processing component's processing speed, data sampling's speed also becomes higher and higher, in certain electronic information domain, the request processing frequency band must width, the dynamirange as far as possible probably big as far as possible, with the aim of obtaining the ...
    • One kind based on embedded system and Internet FPGA dynamic disposition plan_FPGA, embedded systems, dynamic configuration

      Monday, January 11th, 2010 at 11:04 | No comments
      Categories: EDA/PLD
      Short Content: In nowadays's number system design, “declines controller FPGA take inserting” is widely used as the core architecture because of its formidable handling ability and the nimble working. Inserting declines controller's superiority to lie in the microprocessor essence and the bountiful periphery interface equipment unifies closely, while provides the formidable operation, control function, reduced the system cost and the power loss, thus suitable to take number system's control core; The FPGA superiority lies in the logical function which supervelocity, ...
    • Based on FPGA LCD

      Monday, January 11th, 2010 at 07:08 | No comments
      Categories: EDA/PLD
      Tags: , ,
      Short Content: The cockpit graphic display system has developed the sixth generation, namely uses active matrix colored liquid-crystal display AMLCD (Active Matrix Liquid Crystal Display). The current high resolution's military AMLCD display module also can only depend upon the import, and the control circuit wafer must install, in this display module provides in engine case. This kind installs the way to request high to the AMLCD control circuit wafer size, the request reduces as far as possible designs the circuit wafer ...
    • Based on FPGA fast Fournier transformation_FPGA, FFT

      Monday, January 11th, 2010 at 03:13 | No comments
      Categories: EDA/PLD
      Tags: ,
      Short Content: Abstract: In (the fast Fournier transformation) the algorithm conducts the research to FFT in the foundation, described has realized the FFT method with FPGA, and to overall construction, the butterfly-shaped unit and the performance and so on has carried on the analysis.        The Fourier transformation is in the digital signal processing elementary operation eo, widely applies in the indication and the analysis separate time domain signal domain. But because its operand and the transformation points N square is proportional ...
    • The fixed geometry structure

      Monday, January 11th, 2010 at 01:21 | No comments
      Categories: EDA/PLD
      Short Content: 1. introduction          DFT and fast algorithm FFT is the signal processing domain core constituent. The FFT algorithm are many and varied, not identical distributes the time domain and the frequency range according to the data combination way, different may divide into the base according to the data extract way 2, base 4 and so on. Various algorithms' good and bad points regard the different restriction factor, but is different. FFT realizes the method to be also many and ...
    • EL7564C double voltage FPGA power source solution_FPGA, EL7564, power

      Saturday, January 9th, 2010 at 12:20 | No comments
      Categories: EDA/PLD
      Tags: , ,
      Short Content: Xilinx Corporation's FPGA (the scene programmable gate array) the chip is developing to the high density, the FPGA essence while provides the low cost and high performance also requests the low power loss. Now the advanced submicron IC craft tends uses the low voltage power supply, simultaneously this will cause to the big electric current unceasing demand. The project line board's design essential satisfies this kind of power source power supply the need. Now the FPGA essence and the ...
    • Low cost FPGA application_FPGA, application

      Saturday, January 9th, 2010 at 10:28 | No comments
      Categories: EDA/PLD
      Short Content:     FPGA has flexible and the prompt appearing on the market superiority, more and more is used for by the designer to take the expense class, the industry and the automobile, in systems and so on wired and wireless communication as well as medical market the ASIC alternative scheme. Altera the new style Cyclone II component series is the establishment, in Altera the first generation of Cyclone series institute founds above the low cost FPGA leading positions, has provided ...
    Posts Tagged ‘FPGA’
  • Page 1 of 2012345678910»...Last »

TOP
Copyright © 51 Research and Design, Electronic Engineers website - Embedded Systems, MCU, DSP, EDA, Test and Measurement, Components, Communications, Power, Microelectronics, Semiconductors
Powered by WordPress | Theme by mg12 | Valid XHTML 1.1 and CSS 3