• Archives

    • Uses DSP, PLD and ASIC realizes multispeed filter design comparison - 51RD the Chinese electronic net

      Friday, November 28th, 2008 at 23:55 | No comments
      Categories: EDA/PLD
      Short Content: Many communications systems must use the multispeed filter (multirate filter), the multispeed filter are refer to the output data speed and the data-in speed not equal filter, commonly used Yu physical interface like d/a converter (DAC) or modulus switch (ADC) connection place. When filter output data to DAC, user regular session choice interpolation filter, because it can produce more sampling points to cause DAC the output wave shape to be smoother; But when filter from ADC received signal, the user ...
    • Low voltage PLD/FPGA power supply design

      Wednesday, November 26th, 2008 at 01:55 | No comments
      Categories: EDA/PLD
      Short Content: As a result of the semiconductor fabrication technology's reason, the low voltage component's cost is lower than the traditional 5V component, the performance is more superior, in addition the most component's I/O feet may compatible 5v/3.3v the TTL level, be possible to use directly in the original system, therefore each big semiconductor company low voltage integrated circuits and so on 3.3v,2.5v takes the promotion key, if the high-end DSP, PLD/FPGA product has widely used 3.3v,2.5v even the 1.8v,1.5v power supply. Facing ...
    • Based on SRAM may the reshuffle electric circuit

      Tuesday, November 25th, 2008 at 20:55 | No comments
      Categories: EDA/PLD
      Tags: , , ,
      Short Content: Based on SRAM may reshuffle PLD (programmable logical component) the appearance, the PLD logical function has created the condition for the system designer dynamic change movement electric circuit. PLD used the SRAM unit to preserve the character the layout data to decide the PLD interior interconnection and the function, changed these data, also changed component's logical function. Because the SRAM data is volatile, therefore these data must preserve outside PLD component's EPROM, EEPROM or FLASH ROM and so on the ...
    • Based on scene programmable gate array numerical control delayer design

      Tuesday, October 28th, 2008 at 04:17 | No comments
      Categories: EDA/PLD
      Tags: , , ,
      Short Content: Abstract: Gives one kind based on the scene programmable gate array (FPGA) numerical control delayer design method. First introduced in detail the use counter the series realizes the controllable time delay method, then discusses under the different time delay scope this numerical control delayer improvement program, ultimate analysis time delay error and time delay precision. The delayer exterior connection imitates the AD9501 design.Key word: FPGA; VHDL; AD9501; Numerical control delayer; Radar target simulator l introduction    Unifies programmable logical component (PLD) ...
    • Monolithic integrated circuit, DSP, PLD/EDA introduction, comparison and analysis

      Wednesday, October 22nd, 2008 at 02:57 | No comments
      Categories: SCM
      Tags: , ,
      Short Content: Abstract: Now, Digital Age's core power is the monolithic integrated circuit, DSP, PLD/EDA, has met each kind of needs by its respective characteristic, is promoting the information technology fast development. Here will perform to these three kind of electronic products to introduce separately that and makes the comparison and the analysis. Key word: Monolithic integrated circuit (Single - chip Microcomputer); Digital signal processing (DSP); Programmable logical component (PLD)/electronic design automation (EDA) Introduction The information technology is developing fast, its application already penetrated into ...
    • Based on PLD nanosecond level pulse generator

      Monday, September 15th, 2008 at 19:36 | 1 comment
      Categories: EDA/PLD
      Short Content: Along with electronic technology's rapidly expand, the high speed signal triggering source already widely applied in the communication, the radar and so on each kind of electronic system's test and the accuracy control. This request has a stability well, a nanosecond rise along, the controllable pulse generator. But, domestic has not conformed with these requests until now the commercial pulse generator. Even if internationally universal use's Canada produces the AVI-N pulse generator also has the scope to be small, the ...
    Posts Tagged ‘PLD’

TOP
Copyright © 2008-2009 51 Research and Design, Electronic Engineers website - Embedded Systems, MCU, DSP, EDA, Test and Measurement, Components, Communications, Power, Microelectronics, Semiconductors
Powered by WordPress | Theme by mg12 | Valid XHTML 1.1 and CSS 3