• Archives

    • Based on FPGA ethernet video frequency broadcast receiving system’s design

      Monday, September 8th, 2008 at 14:02 | No comments
      Categories: EDA/PLD
      Short Content: Abstract: This article introduced one kind practical based on the FPGA ethernet video frequency broadcast receiving system, because has used the FPGA technology, causes the system structure to be simple, the reliability is high. Finally has carried on the profile simulation, finally has indicated the design accuracy.   And: The lead code uses in the physical signal the synchronization, is 7 byte 10101010 sequences and 1 byte 10101011 sequences; What destination address and source address use is the MAC address, the first ...
    Posts Tagged ‘Video frequency broadcast’

TOP
Copyright © 51 Research and Design, Electronic Engineers website - Embedded Systems, MCU, DSP, EDA, Test and Measurement, Components, Communications, Power, Microelectronics, Semiconductors
Powered by WordPress | Theme by mg12 | Valid XHTML 1.1 and CSS 3